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ABSTRACT Anovel capacitor voltage balancing scheme formodularmultilevel cascade converter—double-
star chopper-cells (MMCC-DSCC)-based STATCOM is proposed in this paper. Compared with the conven-
tional software voltage balancing methods, the proposed scheme has three main advantages. First, only six
voltage sensors are needed, and other voltage sensors have been removed. Then, the control framework can
be simple without sort and select process, or some balancing control loops. Additional delay process caused
by the sampling and control signals transmission is also mitigated. Finally, the faster capacitor balancing
speed can be obtained. In addition, compared with some other hardware voltage balancing schemes, there
are superior characteristics in terms of the reduced number of switches and only the popular powermodules in
the additional units are applied. For these additional modules, the parameters design guide of the proposed
scheme has been discussed. Verified results from the 13-level simulated system and 9-level experimental
platform for the MMCC-DSCC based STATCOM show the effectiveness of the proposed scheme. By the
proposed scheme, both DC capacitor voltage balancing control and reactive power compensation are
simultaneously realized for the MMCC-DSCC-based STATCOM even in balanced and unbalanced load.
INDEX TERMS Diode-clamped circuit, double-star chopper-cell (DSCC), modular multilevel cascade
converter (MMCC), voltage balancing, STATCOM.
I. INTRODUCTION
With the development of medium and high voltage con-
verters, it raises a series of harsh requirements for the
high-power converters. Modular Multilevel Cascaded Con-
verter (MMCC) has many advantages such as modularity,
scalability, high fault-tolerant ability, and so on [1], [2].
Consequently, MMCC has been considered as one of the
most attractive topologies for HVDC [3]–[5], high-voltage
voltage source converter (VSC) [6], [7], active power
The associate editor coordinating the review of this manuscript and
approving it for publication was Tariq Masood.
filter (APF) [8], [9], STATCOM [10], energy storage sys-
tem [11], [12], and so on.
As one of the most important applications for reactive
power compensation, Modular Multilevel Cascade Converter
—Double-Star Chopper-Cells (MMCC-DSCC) based STAT-
COM is gainingmuchmore attention to generate the dynamic
reactive power, improve power factor and power quality of
grid [13], [14]. For the STATCOM, a lot of studies have
been conducted on various improvements about the operation
performance [15]–[17].
For MMCC-DSCC based STATCOM, the capacitor volt-
age balancing control for the floating submodules (SMs)
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in each arm remains to be a challenging issue, which is
a common problem in the multilevel converters [18]. The
mainstream of the balancing method can be divided into three
categories, an additional injection of modulation wave for
each SM, voltage sorting and select methods, and hardware
balancing schemes.
For the first category, reference [19]–[22] inject an addi-
tional component to the modulation wave of each module
according to the voltage derivation of capacitors from the
voltage reference. Reference [23] reveals the quantitative
relation between the capacitor voltage of SM and other
operating parameters. Based on this, the additional injection
is calculated and injected to balance the capacitor voltages
according to the equation derived in this paper. Another
voltage balancing method switching at grid frequency is
proposed [24]. By assigning the low-frequency pulses with
different pulse widths, the charges of the capacitor are con-
trolled for keeping the capacitor voltage balancing inMMCC-
DSCC. Furthermore, reference [25] manages to decouple the
SM capacitor voltages balancing process from the DC bus
voltage balancing. The SM voltage is controlled with a better
result than traditional balancing control methods. However,
these methods introduce the feedforward of capacitor volt-
ages in the modulation, which lowers the voltage utilization
of modulation wave [26].
For the second category, reference [27] propose the hier-
archical control method. All SMs in one arm are grouped,
and the sorting algorithm of the voltage balancing in each
group is implemented in a decentralized control unit, and the
balancing between different groups is realized by an addi-
tional injection component. To lower the computation bur-
den of conventional model predictive control (MPC) method
reference [28] and [29] propose an improved MPC based
sorting and balancing approach which reserves the system
performance, especially in high voltage systems. On the basis
of these two papers, a priority sorting approach based on
simplified MPC is proposed for MMCC in reference [30].
Reference [31] proposes an improved balancing approach
based on space vector pulse width modulation (SVPWM).
This method simplifies the complexity of balancing con-
trol by avoiding the sorting algorithm of all the voltages
in one arm. The comparison between different modula-
tors is further performed [32]. It also discusses the prior-
ity of each modulator. However, the relationship between
sorting frequency and switching is not discussed in detail.
Therefore, an adaptive method is proposed to achieve a
trade-off between the switching losses and the balancing
effect through closed-loop control of the alternating num-
ber of the SMs [33]. Reference [34] further proposes an
improved balancing method based on the estimation of the
current direction, which reduces the current sensors. Despite
the flexibility and widely application of software balancing
methods, the number of voltage sensors, the extra calculation
burden and the signal delay caused by sampling and trans-
mission is still the disadvantage of the software balancing
methods.
FIGURE 1. The topology of MMCC-DSCC.
In order to decrease the number of voltage sensors and
reduce the influence of control delay, hardware balancing
methods are gaining popularity [35]–[39]. A simple and
low-loss capacitor static voltage balancing method based on
self-power supplies is adopted in [35]. Considering the influ-
ence of self-power supplies on capacitor voltages, thismethod
can keep the capacitor static voltage balanced by control-
ling the input characteristic of the self-power supplies. How-
ever, this method increases system cost with an additional
controller on self-power supplies. In [36], a diode-clamped
MMCC topology is proposed, the balancing control between
the first and the last module in each arm is realized through
an additional transformer. The control of the additional trans-
former requires a certain resource for this control system, and
this will enlarge the volume of thewhole device. Based on this
paper, reference [37] proposes a parallel-connected improved
diode-clamped topology where each arm is composed of
two parallel clusters. The rated current of the topology also
increases at the same time. However, the structure is much
more complex where more switches are needed. In [38],
a voltage balancing topology with fault ride-through ability
is proposed. Although this topology can operate under DC
fault and only need only 3 voltage sensors, the structure is a
little complicated. Besides, the power exchange between the
upper and the lower arm through hardware may lead to bigger
power loss in the additional circuits. Another novel local
balancing topology, especially for hybrid SM of half-bridge
and full-bridge, is proposed in [39]. For the two adjacent
modules, the voltage balancing can be realized within them.
It is noted that this presented topology has increased power
capacity and the fault ride-through ability. However, only half
of the voltage sensors are reduced, and more switches are
needed.
In order to achieve SM capacitor voltage balancing con-
trol, a novel MMCC-DSCC topology is proposed. It can
significantly reduce the number of SM voltage sensors and
VOLUME 7, 2019 83059
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FIGURE 2. Conventional MMCC-DSCC topologies for SM voltage balancing in each arm. (a) The presented diode-clamped
topology [36], (b) Parallel-connected diode-clamped topology [37]. (c) Balancing topology with fault ride-through ability [38].
(d) Local voltage balancing topology with increased power capacity [39].
mitigate additional delay process caused by the sampling and
control signals transmission. The rest of the paper is orga-
nized as follows. In Section II, the proposed topology and its
working principle are described, and some comparisons with
conventional schemes are presented. Section III introduces
its modeling and control method. The parameters selection
guide of the proposed scheme and cost analysis are discussed
in Section IV. Simulations and experimental results verify the
effectiveness proposed topology in Section V and Section VI.
The conclusion is presented in Section VII.
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II. DESCRIPTION OF THE PROPOSED MMCC-DSCC
In this section, firstly, some conventional topologies for volt-
age balancing are presented. Then, the proposed scheme and
working principle are described. Finally, detailed comparison
results are presented.
The topology of MMCC-DSCC is shown in Fig. 1. It is
composed of three identical phase legs, each of which
includes the upper arm and the lower arm. The inductor Larm
is series-connected in each arm, each of which contains n
modules. The output terminal of each phase leg is connected
to the grid through a filter inductor Lac. Usa, Usb, and Usc are
three-phase grid voltages. iLa, iLb, and iLc are the three-phase
currents of the load, ia, ib, and ic are output currents of
MMCC and isa, isb, and isc are currents of the grid. iuj and
ilj (j = a, b, c) are the output currents of the upper and the
lower arm.
A. CONVENTIONAL TOPOLOGIES
Four main conventional MMC topologies for SM voltage
balancing in each arm are shown as Fig. 2 [36]–[39].
Fig. 2 (a) shows the presented diode-clamped topol-
ogy [36], where some additional transformers must be added
to achieve SM voltage balancing. Then, Fig. 2 (b) describes
the parallel-connected diode-clamped topology where each
arm is composed of two parallel clusters [37]. In addition,
a novel topology with SM voltage self-balancing and DC
fault ride-through ability is described in Fig. 2 (c) [38], where
the full bridge SMs are removed from the original topology.
Finally, a local voltage balancing topology with bigger power
capacity is presented in Fig. 2 (d) [39].
B. THE PROPOSED MMCC-DSCC TOPOLOGY
The proposed MMCC-DSCC topology is shown in Fig. 3.
It consists of MMCC-DSCC and n − 1 additional series
units. Each unit includes two parallel branches. Branch 1 is
a series-connected diode and inductor, and Branch 2 is the
reversed series-connected diode, inductor, and switch (IGBT
and reversed parallel diode). For these switches of n units,
no additional switching signals are needed where each switch
(S ′2,i−1) can be controlled by the corresponding IGBT (S2 i)
PWM signals.
The basic working principle is described in detail as fol-
lows. It is assumed that all the switches in the proposed
topology in Fig. 3 are ideal devices. There are two situations
(Situation 1 and Situation 2) are introduced, and the cor-
responding equivalent circuit are respectively described as
Fig. 4 (a) and Fig. 4 (b).
Situation 1: When the capacitor voltages of the two adja-
cent capacitors satisfy the constraint Udc,i+1 > Udci, Fig. 4
(a) can be simplified as Fig. 4 (c).
Situation 2: When the capacitor voltages of the two
adjacent capacitors satisfy the constraint Udc,i+1 < Udci,
the equivalent circuit in Fig. 4 (b) can be simplified as Fig. 4
(d). The switching signal of S ′2,i−1, and detailed working
principle are discussed later in this Subsection.
FIGURE 3. The proposed MMCC-DSCC topology.
FIGURE 4. The equivalent circuit between two adjacent modules. (a) The
equivalent circuit of situation 1. (b)The equivalent circuit of situation 2.
(c) Simplified circuit of (a). (d) Simplified circuit of (b).
Based on KVL law, the equivalent voltage in Fig. 4 can be
expressed as
Ue =
{
Udc,i+1 − Udci, Udc,i+1 > Udci
Udci − Udc,i+1, Udc,i+1 < Udci
Ce =
Ci
2
(1)
where Ue and Ce represent the equivalent voltage and capac-
itor, respectively.
In addition, the basic function of total units for every two
branches can be introduced as
Branch 1 of all units:
Udc1 ≥ Udc2 ≥ Udc3 ≥ . . . . ≥ Udcn (2)
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TABLE 1. Switching status and balancing operation.
Branch 2 of all units:
Udc1 ≤ Udc2 ≤ Udc3 ≤ . . . . ≤ Udcn (3)
Therefore, voltage balancing control of SM capacitors can
be achieved where the relationship between switching status
and balancing operation can be listed in Table 1.
With the proposed topology, S ′2,i can be controlled by the
corresponding IGBT (S2(i+1)) PWM signals. In situation 2,
when S2(i+1) is turned on, the negative sides of the two adja-
cent capacitors are connected. Then, S’2i should be turned
on simultaneously to connect the positive sides of the two
adjacent capacitors at the same time. When both S2(+1) and
S ′2,i are on, the capacitor can exchange the power freely, and
capacitor voltage balancing is thus realized.
It is also noted that with the proposed SM balancing
method, only 6 voltage sensors (one in each arm) are needed
to detect and regulate the arm voltage balancing for the
following reason.
In order to precisely control the output currents, the arm
voltage has to be regulated. As the SM capacitor voltages in
the same arm have been already balanced with the proposed
balancingmethod, only one SM capacitor voltage in each arm
are needed to monitor the arm voltage.
C. COMPARISONS BETWEEN DIFFERENT TOPOLOGY
For theMMCC-DSCC, comparison results in each arm of dif-
ferent topologies are listed in Table 2. Based on these analysis
results, compared with the conventional software balancing
or some improved balancing control methods, the proposed
topology has some advantages:
1) It significantly reduces the number of SM capacitor
voltage sensors.
2) Control framework can be simple without sort and
select process, or some balancing control loops. Addi-
tional delay process caused by the sampling and control
signals transmission is also mitigated.
3) The faster capacitor balancing speed can be obta-
ined [36], [37].
In addition, compared with the presented hardware balanc-
ing schemes, some main advantages of the proposed scheme
can be found as follow.
1) Based on some additional popular diodes insertion,
the IGBT number (n < 5) can be reduced, and a
transformer can be removed [36].
2) The number of power modules including IGBT, diodes,
clamping inductors can be greatly reduced, and no
additional arm inductor integration [37].
3) The number of IGBT, diodes are reduced, and no addi-
tional resource is needed to regulate the voltage of the
first module [38].
4) The number of IGBT and voltage sensors are sig-
nificantly reduced. Besides, instead of local voltage
TABLE 2. Comparison results in each arm of different topologies.
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FIGURE 5. The equivalent circuit of MMCC-DSCC. (a). Overall equivalent
circuit. (b). The equivalent circuit of the AC path. (c). The equivalent circuit
of the DC path.
balancing [39], no sorting algorithm is needed for SM
balancing.
III. MODELING AND CONTROL STRATEGY OF
MMCC-DSCC BASED STATCOM
This section includes two parts. Firstly, the modeling of
MMCC-DSCC is presented. Then, a simple control method
is applied.
A. MODELING OF MMCC-DSCC
The equivalent circuit of MMCC-DSCC in Fig. 1 is shown
in Fig. 5(a), where the equivalent circuit of the AC and DC
paths are respectively as Fig. 5(b) and Fig. 5(c).
The AC part can be characterized as (4), where Req and Leq
are expressed as (5). In equation (5), Rarm and Larm are arm
resistor and arm inductor, Rac and Lac are AC output resistor
and arm inductor.
udiffj =
ulj − uuj
2
ij =
iuj − ilj
2
Reqij + Leq
dij
dt
= udiffj − Usj
(4)
{
Req = Rac + Rarm/2
Leq = Lac + Larm/2
(5)
Then, the DC part can be characterized as
ucomj =
ulj + uuj
2
Rarmicirj + Larm
dicirj
dt
=
Udc
2
− ucomj
(6)
B. CURRENT CONTROL
Fig. 6 illustrates the overall control diagram of
MMCC-DSCC based STATCOM. The control diagram can
be divided into three parts. The first part controls the active
FIGURE 6. Overall control diagram of MMCC-DSCC based STATCOM.
and reactive power in positive and negative sequence dq
frames, which can be applied in unbalanced power condition.
The second part is adopted to control the sum voltage of each
arm. The third part generates the voltage references of each
arm and the drive signals of each switch.
The positive and negative sequence current can be trans-
formed into a DC component through an individual trans-
formation in positive and negative sequence dq frame. As a
result, the DC component can be accurately tracked by sim-
ple PI controllers. The derivation process is exhibited as
follows.
The positive sequence and negative sequence is expressed
as
Ip=

sin(ωt + ϕp)
sin(ωt −
2π
3
+ ϕp)
sin(ωt +
2π
3
+ ϕp)
 , In=

sin(ωt + ϕn)
sin(ωt +
2π
3
+ ϕn)
sin(ωt −
2π
3
+ ϕn)

(7)
The transfer matrix of the positive and negative sequence dq
frame can be expressed as
Cdq/abc =
 sinωt sin(ωt −
2
3
π ) sin(ωt +
2
3
π )
cosωt cos(ωt −
2
3
π ) cos(ωt +
2
3
π )
 (8)
C∗dq/abc =
 sin(−ωt) sin(−ωt − 23π) sin(−ωt + 23π )
cos(−ωt) cos(−ωt −
2
3
π ) cos(−ωt +
2
3
π )

(9)
With the transformation of Cdq/abc, it can be concluded
from (10) that the positive sequence current is transferred
into the DC component and the negative sequence current is
transferred into the second order component.
Ipdq=
3
2
Ip
[
cosϕp
sinϕp
]
, Indq=
3
2
In
[
− cos(2ωt + ϕn)
sin(2ωt + ϕn)
]
(10)
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With the transformation of C∗dq/abc, it can be concluded
from (11) that the negative sequence current is transferred
into the DC component and the positive sequence current is
transferred into the second order component.
Ip∗dq =
3
2
Ip
[
cos(2ωt + ϕp)
sin(2ωt + ϕp)
]
, In∗dq =
3
2
In
[
− cosϕn
sinϕn
]
(11)
The similar design principle of PI controllers can be found
in the reference [40], and it is not be discussed in this paper.
C. ARM VOLTAGE CONTROL
The second part is adopted to regulate the sum voltage of
SMs in each arm. The SM voltages within each arm have
already been balanced through the proposed topology. It can
be easily seen that the arm voltage can be reflected from
the measurement of a single SM voltage in (12). Thus, this
capacitor voltage balancing process significantly reduces the
number of voltage sensors.∑
Uupdcij = n · U
up
dci1,
∑
U lowdcij = n · U
low
dci1 (12)
where Uupdci1 and U
low
dci1 (i = a, b, c) are the capacitor voltages
of the first SM in the upper and the lower arm respectively. It’s
noted that only one SM voltage sensor in each arm is needed.
In this paper, the first SM in each arm is applied.
The arm voltage is regulated by control of circulating
current. The circulating current reference to regulate the arm
voltage includes two components. The first component is
to control the sum voltage of two arms in the same phase
and the second component is used to control the voltage
difference between the upper and the lower arm. According
to [39], the reference values of circulating currents can be
expressed as
i∗c =Kpsum(2Udc−LPF{U6})−Kpdelta(0−LPF{U1}) sinωt
U6 =
∑
Uupdcij+
∑
U lowdcij , U1=
∑
Uupdcij−
∑
U lowdcij
(13)
In order to control the circulating currents, the PIR con-
troller is adopted. The PI controller is used to control the DC
component of the circulating currents. In addition, the other
two resonant (R) controllers are adopted to respectively
achieve the fundamental current control and suppress the sec-
ond order components of circulating currents. For the control
parameters design guide of this PIR controller can also be
found in reference [41].
D. MODULATION
In this paper, the popular phase shifted carrier (PSC) PWM is
used [40], and the final voltage reference of each arm can be
expressed as [
Vuj
Vlj
]
=

Udc
2
− vj + ucj
Udc
2
+ vj + ucj
 (14)
where Vuj and Vlj (j = a, b, c) are the voltage reference of the
upper and the lower arm.
FIGURE 7. The relationship of voltage and current in the diode-clamped
circuit. (a) Conduction period of clamping circuit 1T = 0.5Tosc .
(b) Conduction period of clamping circuit 1T = 0.25Tosc . (c) Conduction
period of clamping circuit 1T < 0.25Tosc .
IV. DISCUSSION
In this section, the parameters design guide for the pro-
posed scheme is discussed first, including clamping inductor,
diodes, and IGBT switches. Then, the cost of the proposed
balancing scheme is analyzed.
A. PARAMETER SELECTION OF THE CLAMPING
INDUCTOR
As the balancing analysis principle of situation 1 and sit-
uation 2 is identical, situation 1 is used as an example
to describe the parameter selection process. According to
Fig. 4 (a), when the switch S2,(i+1) is on, based on KVL law,
the following equations can be calculated as LeCe
d2Ue
dt
+ Ue = 0
Le = L1i = L2i
(15)
Thus, it’s clearly shown that it is a second-order system
and the solution of the linear differential equation can be
expressed as
Ue =
U0
2
(eγ t + e−γ t )
iL1i = Ce
dUe
dt
=
CeU0γ
2
(eγ t − e−γ t )
(16)
where U0 is the initial voltage of Ue, iL1i is the clamp-
ing current of the diode-clamped circuit, and γ is system
eigenvalue.
γ = jω0 = j
1
√
LeCe
(17)
The solution can be further expressed as
Ue = U0 cos(ω0t)
iL1i =
√
Ce
Le
U0 sin(ω0t)
(18)
Tosc = 2π
√
LeCe (19)
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FIGURE 8. Simulation results of MMCC-DSCC based STATCOM under balanced load. (a) System current waveforms. (b) Comparison of SM voltages
with different balancing methods. (c) Clamping currents in the upper arm. (d) Clamping currents in the lower arm.
It is clearly seen that the waveform of Ue fluc-
tuates as the sine wave and the period of fluctua-
tion Tosc is closely related to the value of clamping
inductor Le.
Le has a close relationship with system performance. That
is to say, if Le gets larger, the Tosc will be larger, and the SM
voltage balancing effect will be worse. However, if Le gets
smaller, Tosc will be smaller, and the possibility of oscillation
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FIGURE 9. Simulation results of MMCC-DSCC based STATCOM under balanced load. (a)System current waveforms. (b) Comparison of SM voltages
with different balancing methods. (c) Clamping currents in the upper arm. (d) Clamping currents in the lower arm.
and extra power loss may be higher. Thus, it is very necessary
to give the constraint for the inductor selection.
Assuming Udc,i+1 > Udci, the relationship of the voltage
Ue and the clamping current iL1i is shown as Fig. 7 according
to (18). Thus, 1T , the active period of the switch S2(i+1),
is supposed to be smaller than 0.25Tosc. However, it is unre-
alistic to keep each 1T smaller than 0.25Tosc in the real
application. In a word, an average of 1T can be described
83066 VOLUME 7, 2019
Y. Jin et al.: Novel Submodule Voltage Balancing Scheme for Modular Multilevel Cascade Converter
as
1T̄ = λmTsw < 0.25Tosc (20)
where m is the modulation index, λ is the average coefficient
(0 < λ < 1), and Tsw is the reciprocal of the switching
frequency.
Therefore, based on the last two equations, the constraint
can be presented as
Le >
4λ2m2
π2f 2swCe
(21)
B. PARAMETER SELECTION OF CLAMPING DIODE AND
SWITCH
As the manufacture errors, PSC modulation, and other distur-
bances in the real SM circuits, power unbalance among SMs
in each arm occurs.
Each SM power and power difference among SMs in each
arm can be respectively defined as
PSM =
1
2
C
(
Udc
n
)2
(22)
Pdif = (σ + γ + δ)PSM (23)
where σ , γ , and δ are power difference proportion values
caused by the manufacture errors, PSCmodulation, and other
disturbances respectively.
The system can be in a balanced condition when exchange
power between two adjacent SMs is equal to about half of the
power difference Pdif . Based on the energy conservation law,
it can be described as
0.5Pdif =
Udc
n
iDCC_ave (24)
where iDCC_ave is the average clamping current through the
Branch 1.
In order to withstand this clamping current, the forward
current of clamping diodes is
iDF = αiDCC_ave (25)
where α is large than 1 for enough current margin of diodes.
Besides, the maximum reverse voltage on diodes is the
voltage difference between two adjacent SM and can be
expressed as
vRDF = ε
Udc
n
(26)
where ε is usually less than 10%.
Based on these analysis results, the diode can be selected.
In addition, IGBT switch selection is discussed as follows.
For the switch, the maximum conduction current is the
same as (25).
iSF = iDF = αiDCC_ave (27)
The maximum value of the reserved voltage for the switch
is described as
vRSF =
Udc
n
(28)
FIGURE 10. Comparisons results of the proposed balancing method and
conventional software balancing method. (a) Comparisons under
balanced load in Scenario 1. (b) Comparisons under unbalanced load in
Scenario 2.
Based on the above analysis results, the diode and switch
can be selected considering some real constraints.
C. COST ANALYSIS OF THE PROPOSED BALANCING
TOPOLOGY
Compared with traditional software balancing method,
the reduced resources and additional resources are listed
below.
1) REDUCED RESOURCES
6n-6 reduced voltage sensors, 6n-6 reduced optical senders,
6n-6 reduced optical receivers, 6n−6 reduced optical fiber
cables, and lowered controller requirement.
2) ADDITIONAL RESOURCES
6n-6 IGBTs, 6n-6 drivers, 12n-12 diodes and 12n-12 induc-
tors. The additional cost of the proposed method can be
calculated through the following equation.
6cost= (6n− 6)(6IGBT +6peri)+ (12n− 12)(6dio +6ind )
− (6n− 6)(6sens +6send +6rece +6cab) (29)
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FIGURE 11. Laboratory prototype.
where 6cost is the total additional cost. 6IGBT and 6peri are
the cost of IGBT and its peripheral cost (including drivers
and other auxiliary costs).6dio and6ind are the cost of diodes
and inductors.6sens,6send ,6rece, and6cab are the cost of the
voltage sensors, optical senders, optical receivers, and optical
fiber cables respectively.
According to reference [42], the cost of IGBT can be
expressed as
6IGBT = σchipAchip +6pack (30)
where σcost is the specific price per chip area and Achip is the
chip area. 6pack is the package price.
The peripheral cost can be roughly expressed as
6peri = 0.16IGBT (31)
Substituting (30) and (31) into (29), the total additional cost
can further be expressed as
6cost = (6n− 6)(1.1(σchipAchip +6pack )+ 26dio
+ 26ind −6sens −6send −6rece −6cab) (32)
V. SIMULATION RESULTS
To verify the effectiveness of the proposed MMCC-DSCC
scheme, the same topology in Fig. 3 in MATLAB/Simulink
is used. The simulation parameters are shown in Table 3.
Three simulation scenarios are shown in Table 4, where
Scenario 1 describes the balanced load condition, Scenario 2
describes the unbalanced load condition, and Scenario 3
compares the balancing effect between software balancing
method and the proposed balancing method under balanced
and unbalanced load.
Scenario 1 Fig. 8 shows the simulation results for the pro-
posedMMCC-DSCC based STATCOM under balanced load.
The output currents of MMCC-DSCC, the load currents and
three-phase grid currents after reactive power compensation
TABLE 3. Parameters of the simulation system.
TABLE 4. Simulation scenarios.
are shown in Fig. 8 (a). It’s clearly seen that good control
performance can be achieved where three-phase grid currents
are balanced and the power factor is nearly 1. Then, as shown
in Fig. 8 (b), the proposed topology has realized similar SM
voltage balancing control of individual capacitors, compared
with the software balancing method. However, SM capaci-
tor voltage remains unbalanced without balancing control.
In addition, internal currents of Branch1 and Branch2 are
very small in the upper five, and the lower five units are
respectively depicted in Fig. 8 (c) and Fig. 8 (d), indicating
that they are much smaller than AC output currents of this
MMCC.
Scenario 2 Fig. 9 depicts the simulation results for the pro-
posed MMCC-DSCC based STATCOM under unbalanced
load. The output currents ofMMCC-DSCC, the load currents,
and three-phase grid currents after reactive power compensa-
tion are shown in Fig. 9 (a). It’s easily seen that similar simu-
lation results as balanced load in Scenario1, where balanced
grid currents are maintained, and effective reactive power are
compensated. Then, as shown in Fig. 9 (b), similar simulation
performance in Scenario1 under balanced load with SM volt-
age balancing control can be adopted under unbalanced load.
But SM voltages are unbalanced without balancing control.
In addition, internal currents of Branch1 and Branch2 are
very small in the upper five, and the lower five units are
respectively depicted in Fig. 9 (c) and Fig. 9 (d), showing
that they are much smaller than AC output currents of this
MMCC-DSCC.
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FIGURE 12. Experiment results of MMCC-DSCC based STATCOM under balanced load. (a) Grid voltage and currents before
compensation. (b) Grid voltage and currents after compensation. (c) Grid voltage and output currents. (d) Capacitor
voltages in phase A. (e) Currents of clamping circuits in the upper arm of phase A. (f) Currents of clamping circuits in the
lower arm of phase A.
Based on these simulation results of Scenario 1 and
Scenario 2, the proposed scheme for MMCC-DSCC based
STATCOM is always effective in balanced and unbalanced
load.
Scenario 3 Fig. 10 exhibits the comparison results of the
proposed voltage balancing method and the software balanc-
ing method [40]. The simulation results include two cases:
balanced load and unbalanced load. It should be noted that in
order to vividly demonstrate the advantages of the proposed
method, an artificial initial deviation of SM voltages is set
before 0.6s.
For balanced load, the SM voltages are shown in Fig. 10
(a), where both the proposed balancing method and the soft-
ware balancing method are activated at 0.6s. As is shown
in the figure, the proposed method has the faster balancing
speed than the software balancingmethod during the dynamic
process indicating the proposed balancing method can lower
the effect brought by sampling and control delay. For unbal-
anced load, the dynamic SM voltages are shown in Fig. 10
(b), where both the two balancing methods are activated at
0.6 s. It clearly shows that the proposed balancing method has
a faster balancing speed than the software balancing method,
indicating that the proposed balancing method can reduce the
effect of sampling and control delay.
VI. EXPERIMENTAL RESULTS
A laboratory prototype based on nine-level MMCC-DSCC
based STATCOM has been implemented in the labora-
tory as shown in Fig. 11. The experiment parameters are
given in Table 5. The two experiment scenarios are given
in Table 6. The proposed control are implemented with
TMS320F28335 and 10M02SCE144C8G. The Agilent scope
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FIGURE 13. Experiment results of MMCC-DSCC based STATCOM under unbalanced load. (a) Grid voltage and currents
before compensation. (b) Grid voltage and currents after compensation. (c) Grid voltage and output currents. (d) Capacitor
voltages in phase A. (e) Currents of clamping circuits in the upper arm of phase A. (f) Currents of clamping circuits in the
lower arm of phase A.
TABLE 5. Parameters of the experiments.
DSO5014A is used to display and record the experimental
waveforms.
Scenario 1 The experiment results of the proposed
MMCC-DSCC under balanced load are shown in Fig. 12.
TABLE 6. Experiment scenarios.
The grid voltage and three-phase currents before and after
compensation are shown in Fig. 12 (a) and (b), respectively.
The output currents of MMCC-DSCC is shown in Fig. 12 (c).
It can be clearly seen that the proposed MMCC-DSCC can
effectively compensate the reactive power. The capacitor volt-
ages and currents in Branch 1 or Branch 2 in the upper 3 units
and the lower 3 units are shown in Fig. 12 (d), (e) and (f)
individually. With the limitation of scope signals, only one
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clamping current between two adjacent SMs is displayed.
As shown in Fig. 12 (d), the individual capacitor voltage of
each SM is well balanced. The results in Fig. 12 (e) and
Fig. 12 (f) indicates that the internal currents aremuch smaller
than output currents.
Scenario 2The experiment results ofMMCC-DSCCunder
unbalanced load are shown in Fig. 13. The grid voltage and
three-phase currents before and after compensation are shown
in Fig. 13 (a) and (b), respectively. The output currents of
MMCC-DSCC is shown in Fig. 13 (c). It can be easily showed
that reactive power compensation can be achieved by the
proposedMMCC-DSCC. The capacitor voltages and currents
in Branch 1 or Branch 2 in the upper 3 units and the lower
3 units are shown in Fig. 13 (d), (e) and (f) individually,
showing SM capacitor voltages has been well balanced and
internal currents are much smaller than the output currents of
MMCC-DSCC.
According to the above experimental results of Scenario 1
and Scenario 2, the proposed scheme for MMCC-DSCC
based STATCOM is always effective in balanced and unbal-
anced load.
VII. CONCLUSION
For MMCC-DSCC based STATCOM, a new voltage
balancing control scheme for all the SM capacitors is pro-
posed. Compared with conventional software balancing con-
trol methods, the number of capacitor voltage sensors by
the proposed scheme has been greatly reduced, especially in
the higher voltage or more SMs in each arm. Both Simu-
lation waveforms and experimental results verify the effec-
tiveness of this control scheme even under two operation
conditions of three-phase balanced and unbalanced load. For
the inserted additional units, the design guide of these corre-
sponding components has been described. By the proposed
scheme, both DC capacitor voltage balancing control and
reactive power compensation are simultaneously realized for
MMCC-DSCC based STATCOM even in power unbalanced
condition.
More effective combination of the improved controller and
this proposed hardware topology will be further developed in
the future work.
REFERENCES
[1] J. Wang and P. Wang, ‘‘Power decoupling control for modular multilevel
converter,’’ IEEE Trans. Power Electron., vol. 33, no. 11, pp. 9296–9309,
Nov. 2018.
[2] D. Zhou, H. Qiu, S. Yang, and Y. Tang, ‘‘Submodule voltage similarity-
based open-circuit fault diagnosis for modular multilevel convert-
ers,’’ IEEE Trans. Power Electron., vol. 34, no. 8, pp. 8008–8016,
Aug. 2019.
[3] M. Guan and Z. Xu, ‘‘Modeling and control of a modular multilevel
converter-based HVDC system under unbalanced grid conditions,’’ IEEE
Trans. Power Electron., vol. 27, no. 12, pp. 4858–4867, Dec. 2012.
[4] J.Wang, J. Liang, C.Wang, and X. Dong, ‘‘Circulating current suppression
for MMC-HVDC under unbalanced grid conditions,’’ IEEE Trans. Ind.
Appl., vol. 53, no. 4, pp. 3250–3259, Jul./Aug. 2017.
[5] H. You and X. Cai, ‘‘Stepped 2-level operation of three-port modular
DC/DC converter applied in HVDC application,’’ IEEE Access, vol. 6,
pp. 53822–53832, 2018.
[6] Q. Hao, Z. Li, F. Gao, and J. Zhang, ‘‘Reduced-order small-signal models
of modular multilevel converter and MMC-based HVDC grid,’’ IEEE
Trans. Ind. Electron., vol. 66, no. 3, pp. 2257–2268, Mar. 2019.
[7] J. Xu, A. M. Gole, and C. Zhao, ‘‘The use of averaged-value model of
modular multilevel converter in DC grid,’’ IEEE Trans. Power Del., vol. 30,
no. 2, pp. 519–528, Apr. 2015.
[8] Z. Kong, X. Huang, Z. Wang, J. Xiong, and K. Zhang, ‘‘Active power
decoupling for submodules of a modular multilevel converter,’’ IEEE
Trans. Power Electron., vol. 33, no. 1, pp. 125–136, Jan. 2018.
[9] Z. Shu, M. Liu, L. Zhao, S. Song, Q. Zhou, and X. He, ‘‘Pre-
dictive harmonic control and its optimal digital implementation for
MMC-based active power filter,’’ IEEE Trans. Ind. Electron., vol. 63, no. 8,
pp. 5244–5254, Aug. 2016.
[10] E. Kontos, G. Tsolaridis, R. Teodorescu, and P. Bauer, ‘‘High order voltage
and current harmonics mitigation using the modular multilevel converter
STATCOM,’’ IEEE Access, vol. 5, pp. 16684–16692, 2017.
[11] L. Zhang, Y. Tang, S. Yang, and F. Gao, ‘‘Decoupled power control
for a modular-multilevel-converter-based hybrid AC–DC grid integrated
with hybrid energy storage,’’ IEEE Trans. Ind. Electron., vol. 66, no. 4,
pp. 2926–2934, Apr. 2019.
[12] N. Li, F. Gao, T. Hao, Z. Ma, and C. Zhang, ‘‘SOH balancing control
method for the MMC battery energy storage system,’’ IEEE Trans. Ind.
Electron., vol. 65, no. 8, pp. 6581–6591, Aug. 2018.
[13] H. P. Mohammadi and M. T. Bina, ‘‘A transformerless medium-voltage
STATCOM topology based on extended modular multilevel converters,’’
IEEE Trans. Power Electron., vol. 26, no. 5, pp. 1534–1545, May 2011.
[14] S. Du and J. Liu, ‘‘A study on DC voltage control for chopper-cell-based
modular multilevel converters in D-STATCOM application,’’ IEEE Trans.
Power Del., vol. 28, no. 4, pp. 2030–2038, Oct. 2013.
[15] A. F. Cupertino, J. V. M. Farias, H. A. Pereira, S. I. Seleme, and
R. Teodorescu, ‘‘Comparison of DSCC and SDBC modular multilevel
converters for STATCOMapplication during negative sequence compensa-
tion,’’ IEEE Trans. Ind. Electron., vol. 66, no. 3, pp. 2302–2312,Mar. 2019.
[16] B. Li, S. Shi, D. Xu, and W. Wang, ‘‘Control and analysis of the modular
multilevel DC de-icer with STATCOM functionality,’’ IEEE Trans. Ind.
Electron., vol. 63, no. 9, pp. 5465–5476, Sep. 2016.
[17] X. Yu, Y. Wei, and Q. Jiang, ‘‘STATCOM operation scheme of the CDSM-
MMC during a pole-to-pole DC fault,’’ IEEE Trans. Power Del., vol. 31,
no. 3, pp. 1150–1159, Jun. 2016.
[18] A. Dekka, B. Wu, N. R. Zargari, and R. L. Fuentes, ‘‘Dynamic voltage
balancing algorithm for modular multilevel converter: A unique solution,’’
IEEE Trans. Power Electron., vol. 31, no. 2, pp. 952–963, Feb. 2016.
[19] M. Hagiwara and H. Akagi, ‘‘Control and experiment of pulsewidth-
modulated modular multilevel converters,’’ IEEE Trans. Power Electron.,
vol. 24, no. 7, pp. 1737–1746, Jul. 2009.
[20] P. Hu, D. Jiang, Y. Zhou, Y. Liang, J. Guo, and Z. Lin, ‘‘Energy-balancing
control strategy for modular multilevel converters under submodule fault
conditions,’’ IEEE Trans. Power Electron., vol. 29, no. 9, pp. 5021–5030,
Sep. 2014.
[21] S. Yang, Y. Tang, and P. Wang, ‘‘Distributed control for a modular
multilevel converter,’’ IEEE Trans. Power Electron., vol. 33, no. 7,
pp. 5578–5591, Jul. 2018.
[22] Y. Luo, Z. Li, Y. Li, and P. Wang, ‘‘A distributed control method for power
module voltage balancing ofmodularmultilevel converters,’’ inProc. IEEE
Energy Convers. Congr. Expo. (ECCE), Sep. 2016, pp. 1–5.
[23] C. Xue and Z. Ma, ‘‘Capacitor voltage balancing and current control
method of modular multilevel converter based on generalized averag-
ing approach,’’ IET Power Electron., vol. 10, no. 15, pp. 2242–2247,
Dec. 2017.
[24] F. Deng and Z. Chen, ‘‘Voltage-balancing method for modular multilevel
converters switched at grid frequency,’’ IEEE Trans. Ind. Electron., vol. 62,
no. 5, pp. 2835–2847, May 2015.
[25] H. Saad, X. Guillaud, J. Mahseredjian, S. Dennetiere, and S. Nguefeu,
‘‘MMC capacitor voltage decoupling and balancing controls,’’ IEEE Trans.
Power Del., vol. 30, no. 2, pp. 704–712, Apr. 2015.
[26] Z. Li, F. Gao, F. Xu, X. Ma, Z. Chu, P. Wang, R. Gou, and Y. Li, ‘‘Power
module capacitor voltage balancing method for a ±350-kV/1000-MW
modular multilevel converter,’’ IEEE Trans. Power Electron., vol. 31, no. 6,
pp. 3977–3984, Jun. 2016.
[27] A. Ghazanfari and Y. A.-R. I. Mohamed, ‘‘A hierarchical permutation
cyclic coding strategy for sensorless capacitor voltage balancing in mod-
ular multilevel converters,’’ IEEE J. Emerg. Sel. Topics Power Electron.,
vol. 4, no. 2, pp. 576–588, Jun. 2016.
VOLUME 7, 2019 83071
Y. Jin et al.: Novel Submodule Voltage Balancing Scheme for Modular Multilevel Cascade Converter
[28] J.-W. Moon, J.-S. Gwon, J.-W. Park, D.-W. Kang, and J.-M. Kim, ‘‘Model
predictive control with a reduced number of considered states in a modular
multilevel converter for HVDC system,’’ IEEE Trans. Power Del., vol. 30,
no. 2, pp. 608–617, Apr. 2015.
[29] P. Liu, Y.Wang,W. Cong, andW. Lei, ‘‘Grouping-sorting-optimizedmodel
predictive control for modular multilevel converter with reduced computa-
tional load,’’ IEEE Trans. Power Electron., vol. 31, no. 3, pp. 1896–1907,
Mar. 2016.
[30] J. Huang, B. Yang, F. Guo, Z. Wang, X. Tong, A. Zhang, and J. Xiao,
‘‘Priority sorting approach for modular multilevel converter based on
simplified model predictive control,’’ IEEE Trans. Ind. Electron., vol. 65,
no. 6, pp. 4819–4830, Jun. 2018.
[31] S. B. Bashir and A. R. Beig, ‘‘An improved voltage balancing algo-
rithm for grid connected MMC for medium voltage energy con-
version,’’ Int. J. Electr. Power Energy Syst., vol. 95, pp. 550–560,
Feb. 2018.
[32] L. Mathe, ‘‘Performance comparison of the modulators with balancing
capability used in MMC applications,’’ in Proc. IEEE 26th Int. Symp. Ind.
Electron. (ISIE), Jun. 2017, pp. 815–820.
[33] L. Luo, Z. Li, L. Xu, X. Xiong, Y. Li, and C. Zhao, ‘‘An adaptive voltage-
balancing method for high-power modular multilevel converters,’’ IEEE
Trans. Power Electron., vol. 33, no. 4, pp. 2901–2912, Apr. 2018.
[34] P. Hu, R. Teodorescu, S. Wang, S. Li, and J. M. Guerrero, ‘‘A currentless
sorting and selection-based capacitor-voltage-balancing method for mod-
ular multilevel converters,’’ IEEE Trans. Power Electron., vol. 34, no. 2,
pp. 1022–1025, Feb. 2019.
[35] L. Luo, Y. Zhang, L. Jia, and N. Yang, ‘‘A novel method based on self-
power supply control for balancing capacitor static voltage in MMC,’’
IEEE Trans. Power Electron., vol. 33, no. 2, pp. 1038–1049, Feb. 2018.
[36] C. Gao, X. Jiang, Y. Li, Z. Chen, and L. Liu, ‘‘A DC-link voltage self-
balance method for a diode-clamped modular multilevel converter with
minimum number of voltage sensors,’’ IEEE Trans. Power Electron.,
vol. 28, no. 5, pp. 2125–2139, May 2013.
[37] C. Gao and J. Lv, ‘‘A new parallel-connected diode-clamped modular
multilevel converter with voltage self-balancing,’’ IEEE Trans. Power Del.,
vol. 32, no. 3, pp. 1616–1625, Jun. 2017.
[38] T. Yin, Y. Wang, X. Wang, S. Yin, S. Sun, and G. Li, ‘‘Modular multilevel
converter with capacitor voltage self-balancing using reduced number of
voltage sensors,’’ inProc. Int. Power Electron. Conf. (IPEC-Niigata-ECCE
Asia), May 2018, pp. 1455–1459.
[39] J. Xu, J. Zhang, J. Li, L. Shi, X. Jia, and C. Zhao, ‘‘Series-parallel HBSM
and two-port FBSM based hybrid MMC with local capacitor voltage
self-balancing capability,’’ Int. J. Elect. Power Energy Syst., vol. 103,
pp. 203–211, Dec. 2018.
[40] M. Hagiwara, R. Maeda, and H. Akagi, ‘‘Control and analysis of the
modular multilevel cascade converter based on double-star chopper-
cells (MMCC-DSCC),’’ IEEE Trans. Power Electron., vol. 26, no. 6,
pp. 1649–1658, Jun. 2011.
[41] K. Sharifabadi, L. Harnefors, H.-P. Nee, S. Norrga, and R. Teodorescu,
Design, Control, and Application of Modular Multilevel Converters for
HVDC Transmission Systems, 1st ed. Hoboken, NJ, USA: Wiley, 2016.
[42] P. Tu, S. Yang, and P. Wang, ‘‘Reliability- and cost-based redundancy
design for modular multilevel converter,’’ IEEE Trans. Ind. Electron.,
vol. 66, no. 3, pp. 2333–2342, Mar. 2019.
YU JIN was born in Heilongjiang, China, in 1994.
He received the B.S. degree from the School of
Electrical Engineering and Automation, Harbin
Institute of Technology, Harbin, China, in 2015,
where he is currently pursuing the Ph.D. degree.
Since 2018, he has been a Visiting Researcher with
the Department of Energy Technology, Aalborg
University, Aalborg, Denmark.
His current research interests include multilevel
converters and the applications in microgrid.
QIAN XIAO received the B.S. and M.S. degrees
in electrical engineering from the Hebei University
of Technology, Tianjin, China, in 2011 and 2014,
respectively. He is currently pursuing the Ph.D.
degree in electrical engineering with Tianjin Uni-
versity, Tianjin. Since 2018, he has been a Visiting
Researcher with the Department of Energy Tech-
nology, Aalborg University, Aalborg, Denmark.
His research interests include multilevel con-
verters, DC/DC converters, and power electronics
for distributed generation, microgrid, and HVDC.
CHAOYU DONG received the B.Sc. degree in
electrical engineering from Tianjin University,
China, in 2013, where he is currently pursuing the
Ph.D. degree. His research interests include power
systems and power electronics stability analysis.
HONGJIE JIA received the Ph.D. degree in elec-
trical engineering from Tianjin University, China,
in 2001.
He became an Associate Professor with Tianjin
University, in 2002, where he was promoted as a
Professor in 2006. His research interests include
power reliability assessment, stability analysis
and control, distribution network planning and
automation, and smart grids.
YUNFEI MU (M’11) was born in Hebei, China.
He received the Ph.D. degree from the School
of Electrical Engineering and Automation, Tian-
jin University, Tianjin, China, in 2012, where he
is currently an Associate Professor. His research
interests include integrated energy systems, elec-
tric vehicles, and smart grids.
BING XIE was born in Shenyang, China.
He received the B.S. and M.S. degrees in
agricultural electrification and automation from
Shenyang Agricultural University, Shenyang,
China, in 2008 and 2013, respectively. He is cur-
rently pursuing Ph.D. degree with the School of
Electrical Engineering and Automation, Harbin
Institute of Technology, Harbin, China.
His current research interests include the mod-
eling and control of bidirectional converters and
battery energy storage systems.
83072 VOLUME 7, 2019
Y. Jin et al.: Novel Submodule Voltage Balancing Scheme for Modular Multilevel Cascade Converter
YANCHAO JI (M’98) received the B.Eng. and
M.Eng. degrees in electrical engineering from
Northeast Electric Power University, Jilin, China,
in 1983 and 1989, respectively, and the Ph.D.
degree in electrical engineering from North
China Electric Power University, Beijing, China,
in 1993.
He joined the Department of Electrical Engi-
neering, Harbin Institute of Technology, Harbin,
China, in 1993, where he was an Associate Profes-
sor, with the Department of Electrical Engineering, from 1995 to 1996 and
is currently a Professor. His current research interests include pulse width
modulation technique, power converter, and flexible ac transmission systems
devices.
SANJAY K. CHAUDHARY (S’01–M’11) received
the M.Tech. degree in electrical engineering from
IIT Kanpur, Kanpur, India, in 2002, and the Ph.D.
degree in electrical engineering fromAalborg Uni-
versity, Aalborg, Denmark, in 2011.
He was with ABB Ltd., Bangalore, India, from
2002 to 2005, and then he joined the Honeywell
Technology Solutions Laboratory, Bangalore.
Since 2011, he has been an Assistant Profes-
sor with the Department of Energy Technology,
Aalborg University. His current research interests include grid integration
of renewable energy, the application of power converters in power systems,
high voltage dc transmission, and flexible ac transmission systems.
REMUS TEODORESCU (S’94–M’99–SM’02–
F’12) received the Dipl.Ing. degree in electrical
engineering from the Polytechnical University of
Bucharest, Bucharest, Romania, and the Ph.D.
degree in power electronics from the University
of Galati, Galati, Romania, in 1989 and 1994,
respectively.
In 1998, he joined the Department of Energy
Technology, Power Electronics Section, Aalborg
University, Aalborg, Denmark, where he is cur-
rently a Professor. He was the Coordinator of the Vestas Power Pro-
gram, from 2007 to 2013, where he was involved in ten Ph.D. projects in
the areas of power electronics, power systems, and energy storage. He has
published more than 200 papers and one book Grid Converters for Photo-
voltaic and Wind Power Systems (Wiley, 2011). He holds six patents. His
current research interests include modular multilevel converter, HV silicon-
carbide devices, design, and the control of power converters used in wind
power systems, photovoltaics, and high voltage dc transmission/flexible ac
transmission systems, and energy storage systems based on Li batteries.
Dr. Teodorescu was the Chair of the IEEE Danish Joint IEEE Industrial
Electronics Society, the IEEE Power Electronics Society, and the IEEE
Industry Applications Society Chapter. He was an Associate Editor of the
IEEE TRANSACTIONS ON POWER ELECTRONICS.
VOLUME 7, 2019 83073
